

- 1 -

Title: SEQUENCE GENERATOR AND METHOD OF GENERATING

A PSEUDO RANDOM SEQUENCE

Inventors: Lee Ming CHENG and Chi Kwong CHAN

Background of the Invention

5

1. Field of the Invention

The invention relates to sequence generators and to the secure transmission of digital data within communication systems. More particularly, the present invention relates to the generation of cryptographically secure pseudo-random sequences suitable for fast encryption of digital data within communication systems.

15 2. Description of Prior Art

The security of many cryptographic systems depends upon the generation of unpredictable quantities that must be of sufficient size and random. Linear feedback shift registers (LFSRs) are a well-known and widely used basic component for the generation of a pseudo-random sequence having a long period and good statistical properties.

However, there exists a linear relation in a subsequence generated according to the LFSR method. Therefore, the initial value and the generating polynomial of the LFSR can be estimated by solving simultaneous linear equations obtained from a subsequence of the pseudo-random sequence

- 2 -

generated according to the LFSR method.

To avoid this linearity problem, a combining function, whose inputs are taken from the outputs of several LFSRs in parallel, is used to destroy the linearity of the original sequence generated according to the LFSRs. In convention, the combining function employed is a fixed function. Therefore, the mapping defined by the combining function is a one-to-one mapping, and for the same input imposed on the combining function, the same input will be obtained. Such a generator suffers a divide-and-conquer attack if a correlation exists between the pseudo-random sequence and the output sequence of individual LFSRs. One solution could be to use the Data Encryption Standard (DES) to randomize the output but this is not economical as a substantial amount of hardware is required.

Generally stated, problems arise because pseudo-random sequence generators based on LFSRs are cryptographically unsafe and a substantial amount of hardware has to be used to make it safe.

Summary of the Invention

It is an object of the present invention to provide a cryptographically secure pseudo-random sequence generator, or to overcome or at least ameliorate the above mentioned problems.

- 3 -

According to a first aspect of the invention there is provided a sequence generator including a plurality of linear feedback shift registers operable to generate a plurality of binary sequences, a plurality of nonlinear functions having said binary sequences as their input and operable to generate a second plurality of binary sequences, at least first and second switches, and a controller including a shift register operable to control said first and second switches, the first switch is operative to select one of said second plurality of binary sequences to the first bit of the shift register, and the second switch is operative to select one of said second plurality of binary sequences to an output.

According to a second aspect of the invention there is provided a sequence generator for generating a pseudo random sequence for random number generation or a stream cipher engine including a sequence generator operable to generate a first plurality of binary sequences, at least first and second nonlinear function generators having said first plurality binary sequences as their input, the first generator operative to generate a second plurality of binary sequences and the second generator operative to generate a third plurality of binary sequences, at least first and second switches, a controller having an input and at least first and second outputs operable to control said first and second switches, the first switch operable to select one

- 4 -

said second plurality of binary sequences to the input of the controller, and the second switch operable to select one of said third plurality of binary sequences to an output.

- 5 Preferably, the sequence generator includes a plurality of feedback shift registers each operable to generate a binary sequence.

- 10 Preferably, the nonlinear function generators includes a plurality of boolean functions, each boolean function having the first plurality of binary sequences as an input and being operable to generate a binary sequence.

Preferably, the switches are multiplexers.

- 15 Preferably, the controller includes a shift register, the input of the controller being the first bit of the register and the outputs of the controller being at positions along the register.

- 20 According to a first aspect of the invention there is provided a method of generating a pseudo random sequence for random number generation or a stream cipher engine including generating a first plurality of binary sequences, applying a plurality of nonlinear functions to said first plurality of binary sequences to obtain an uncorrelated second plurality of binary sequences, and randomly selecting an output sequence from one of the second plurality of binary
- 25

- 5 -

sequences.

Preferably, the nonlinear functions are arranged to provide a one-to-many relationship between the first and second plurality of binary sequences.

Preferably, the nonlinear functions are boolean functions.

Preferably, the output sequence is randomly selected by applying one of the second plurality of binary sequences to a shift register.

In the cryptographically secure pseudo-random sequence generator according to the invention a periodic sequence generator composes a first sequence of binary data. A pair of function generators produce a second sequence of non-linear uncorrelated data. A pair of multiplexers randomly select the output from the function generators. A controller supplies signals selectively to the multiplexers. And one multiplexer provides an input signal to the controller and the other multiplexer provides the output signal.

The periodic sequence generator includes a series of linear feedback shift registers (LFSRs). Each LFSR generates a sequence of independent binary bit output. The outputs are fed into the function generators to increase the complexity.

- 6 -

The function generators are two groups of stacked nonlinear functions which are constructed using boolean functions. The outputs of the function generators have multiple bit width. One bit of the multi-bit output is selected dynamically via the multiplexers. This mechanism provides an improved uncorrelated binary sequences to avoid most statistical analysis attack.

The multiplexers are two groups of switches which decide the binary sequence output. The switches are activated by the signals received from the controller. One multiplexer provides a signal to the controller and the other multiplexer provides the sequence output.

The controller is a simple register generating an activation signal. The activation signal outputted from the controller will route back the multiplexers for computing its own input signal and to control and select the output sequence.

Further aspects of the invention will become apparent from the following description, which is given by way of example only.

Brief Description of the Drawings

Embodiments of the invention will now be described by way of example only and with reference to the accompanying

- 7 -

drawings in which:

Figure. 1 is a block diagram of a cryptographically secure pseudo-random sequence generator according to the invention,

Figure. 2 is a block diagram of a periodic sequence generator,

Figure. 3 illustrates a linear feedback shift register,

Figure. 4 is a block diagram of a function generator, and

Figure. 5 is a block diagram of a controller.

Description of the Preferred Embodiments

The preferred embodiment of the present invention provides a Cryptographically Secure Pseudo-random Sequence Generator that is capable of generating a secure random sequence.

Referring to Figure 1, the preferred embodiment of a Pseudo-random Sequence Generator according to the invention includes a Periodic Sequence Generator 11 the output N of which is provided to first and second Functions Generators 12, 13. The outputs M1, M2 of the first and second Function Generators 12, 13 is provided to the input of first and second Multiplexes (MUXs) 14, 15 respectively. A

- 8 -

controller 16 having dual outputs K1, K2 provides a second input to each MUX 14, 15. The output from the first MUX 14 provides an input to the controller 16. The output from the second MUX 15 provides the output 17 of the Pseudo-random Sequence Generator.

Referring to Figure 2, the Periodic Sequence Generator 11 consists of n Linear Feedback Shift Registers (LFSRs) 18 providing a n-bit output N. In the preferred embodiment there are 12 LFSRs providing a 12-bit output N. The general structure of the LFSRs 18 is shown in Figure 3. In the preferred embodiment the LFSRs 18 have n elements S, but alternative embodiments may have more or less elements as will be apparent to the skilled addressee. The length of the n LFSRs 18 are pairwise relatively prime such that the output of the Periodic Sequence Generator 11 has a period of $\prod_i (2^{L_i} - 1)$ where L_i is the length of the i LFSR. The initial contents of the LFSRs 18 elements S are filled with a secret key for the Pseudo-random Sequence Generator.

The n-bit output N of the Periodic Sequence Generator 11 goes into the Function Generators 12 & 13.

Referring to Figure 4, the Function Generators 12, 13 comprise m n-bit Boolean functions 19, which generate the two m-bit outputs M_1 and M_2 . In the preferred embodiment there are eight 12-bit Boolean functions 19 generating two 8-bit outputs.

- 9 -

The outputs M1, M2 of the Function Generators 12, 13 go into the inputs of the MUXs 14, 15 respectively. The first MUX 14 directs one of the bits from the m-bit input M1 to its output according to the input from Controller 16. Likewise, the second MUX 15 directs one of the bits from the m-bit input M2 to its output according to the input from Controller 16.

Referring to Figure 5, the Controller 16 is implemented as a shift register of k memory elements 20. In the preferred embodiment there are 10 memory elements 20. The output from first MUX 14 is shifted into the first (R1) memory element 20 of the Controller 16 at every clock cycle. The first output K1 of the Controller 16 forms the input to the first MUX 14 and the second output K2 of the Controller 16 forms an input to the second MUX 15. The selection of which memory location is used for the outputs K1 and K2 is arbitrary.

20

The output of the second MUX 15 forms the output 17 of the Pseudo-random Sequence Generator.

By selecting an output from the nonlinear functions 19 the mapping from the outputs of the LFSRs 18 (which form the inputs to the nonlinear functions 19) to the output 17 is not a one-to-one mapping, but is a one-to-many mapping. This eliminates the correlation between the output

27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
 100
 101
 102
 103
 104
 105
 106
 107
 108
 109
 110
 111
 112
 113
 114
 115
 116
 117
 118
 119
 120
 121
 122
 123
 124
 125
 126
 127
 128
 129
 130
 131
 132
 133
 134
 135
 136
 137
 138
 139
 140
 141
 142
 143
 144
 145
 146
 147
 148
 149
 150
 151
 152
 153
 154
 155
 156
 157
 158
 159
 160
 161
 162
 163
 164
 165
 166
 167
 168
 169
 170
 171
 172
 173
 174
 175
 176
 177
 178
 179
 180
 181
 182
 183
 184
 185
 186
 187
 188
 189
 190
 191
 192
 193
 194
 195
 196
 197
 198
 199
 200
 201
 202
 203
 204
 205
 206
 207
 208
 209
 210
 211
 212
 213
 214
 215
 216
 217
 218
 219
 220
 221
 222
 223
 224
 225
 226
 227
 228
 229
 230
 231
 232
 233
 234
 235
 236
 237
 238
 239
 240
 241
 242
 243
 244
 245
 246
 247
 248
 249
 250
 251
 252
 253
 254
 255
 256
 257
 258
 259
 260
 261
 262
 263
 264
 265
 266
 267
 268
 269
 270
 271
 272
 273
 274
 275
 276
 277
 278
 279
 280
 281
 282
 283
 284
 285
 286
 287
 288
 289
 290
 291
 292
 293
 294
 295
 296
 297
 298
 299
 300
 301
 302
 303
 304
 305
 306
 307
 308
 309
 310
 311
 312
 313
 314
 315
 316
 317
 318
 319
 320
 321
 322
 323
 324
 325
 326
 327
 328
 329
 330
 331
 332
 333
 334
 335
 336
 337
 338
 339
 340
 341
 342
 343
 344
 345
 346
 347
 348
 349
 350
 351
 352
 353
 354
 355
 356
 357
 358
 359
 360
 361
 362
 363
 364
 365
 366
 367
 368
 369
 370
 371
 372
 373
 374
 375
 376
 377
 378
 379
 380
 381
 382
 383
 384
 385
 386
 387
 388
 389
 390
 391
 392
 393
 394
 395
 396
 397
 398
 399
 400
 401
 402
 403
 404
 405
 406
 407
 408
 409
 410
 411
 412
 413
 414
 415
 416
 417
 418
 419
 420
 421
 422
 423
 424
 425
 426
 427
 428
 429
 430
 431
 432
 433
 434
 435
 436
 437
 438
 439
 440
 441
 442
 443
 444
 445
 446
 447
 448
 449
 450
 451
 452
 453
 454
 455
 456
 457
 458
 459
 460
 461
 462
 463
 464
 465
 466
 467
 468
 469
 470
 471
 472
 473
 474
 475
 476
 477
 478
 479
 480
 481
 482
 483
 484
 485
 486
 487
 488
 489
 490
 491
 492
 493
 494
 495
 496
 497
 498
 499
 500
 501
 502
 503
 504
 505
 506
 507
 508
 509
 510
 511
 512
 513
 514
 515
 516
 517
 518
 519
 520
 521
 522
 523
 524
 525
 526
 527
 528
 529
 530
 531
 532
 533
 534
 535
 536
 537
 538
 539
 540
 541
 542
 543
 544
 545
 546
 547

5